Skip to content
View RiccardoGandolfi's full-sized avatar
🦆
🦆

Block or report RiccardoGandolfi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. wide_alu_ip wide_alu_ip Public

    Fullstack AXI ip integration from pulp training

    SystemVerilog 4

  2. axi_node axi_node Public

    Forked from pulp-platform/axi_node

    AXI X-Bar

    SystemVerilog

  3. fpnew fpnew Public

    Forked from openhwfoundation/cvfpu

    Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.

    SystemVerilog

  4. mchan mchan Public

    Forked from pulp-platform/mchan

    SystemVerilog

  5. regression_tests regression_tests Public

    Forked from pulp-platform/regression_tests

    Adding iDMA tests

    C

  6. pulp_cluster pulp_cluster Public

    Forked from pulp-platform/pulp_cluster

    The multi-core cluster of a PULP system.

    SystemVerilog